

Macro Model December 2001 MM2542

# HA-2542 SPICE OPERATIONAL AMPLIFIER MACRO-MODEL

Author: Doug Youngblood

### Introduction

This application note describes the SPICE macro-model for the HA-2542, a wideband, high output current, high slew rate op amp. The model was designed to be compatible with the well known SPICE program developed by the University of California in hope that most simulation software vendors follow this basic format and syntax. A schematic of the macro-model, the Spice net listing and various simulated performance curves are included. The macro-model schematic includes node numbers to help relate the SPICE listing to the schematic. The model is designed to emulate a typical rather than a worst case part. Most AC and DC paramaters are simulated. Significant poles and zeros are included to give the most accurate AC and transient simulation with minimum complexity.

## **Model Description**

### Input Stage

DP and DN represent the differential input resistance. Input bias currents are created by I1 and offset current is modeled with FA. Source VIO represents the input offset voltage. C1 limits slew rate. No input parasitics due to package capacitance and lead inductance are included.

#### Gain Stage

G2, R2, CC, GOL, and RD simulate open loop gain. CC is the macro-model dominant pole capacitor.

### Poles and Zeros

The HA-2542 macro-model uses a complex pole and complex zero modeled with RLC networks as well as five poles and one zero.

General poles use RC networks and zeros use RL networks. Singularity frequencys are indicated on the schematic. Instructions for converting the model to have a simple two pole response are included in the netlist. This reduces simulation time at the expense of accurate frequency response.

#### **Output Stage**

EX1, D1 and D2 model output current limiting. IH and IL model the power supply currents. FIP and FIN vary the supply currents based on the op amps output current. DL, DH, VH and VL provide voltage clamping on the output to simulate the typical output voltage swing. No output parasitics due to package capacitance and lead inductance are included.

## Parameters Not Modeled


To maintain a simple macro-model not all op amp parameters are modeled. Most of the parameters not modeled are listed below:

- Temperature Effects
- Differential Voltage Restrictions
- Input Voltage and Current Noise
- Common Mode Restrictions
- Tolerances for Monte Carlo Analysis
- Power Supply Range


## Spice Listing


```
* COPYRIGHT © 1991, 2001 INTERSIL AMERICAS INC.
                                                          *GENERAL ZEROS
* ALL RIGHTS RESERVED
                                                          GZ1 0 30 25 0 +1.9502E-04
*HA-2542 MACRO-MODEL
                                                          VZ01 30 31 0.0
*REV: 08-8-91
                                                          HZ1 31 32 VZ01
                                                                         +5.1276E+03
*BY: D.L. YOUNGBLOOD
                                                          LZ1 32 0 1.0E-6
*PINOUT CHANGED TO CONFORM TO "STANDARD"
                                                          *COMPLEX ZERO
*PINOUT: +IN -IN VCC VEE VOUT
                                                          ECZ 42 0 30 0 1.0
                                                          VCZ 42 43 0.0
SUBCKT HA2542 6 7 9 10 8
                                                          CC2Z 43 0 +5.6373E-12
.MODEL DP D
                IS=1E-14
                                 N=+2.1665E+01
                                                          RBIG2 43 0 1.0E+7
.MODEL DN D
                IS=+7.9827E-15 N=+2.1665E+01
                                                          FCZ 0 38 VCZ
.MODEL DV D
                IS=1E-14
                                 N=.1
                                                          LCZ 38 39 1E-6
.MODEL D1 D
                IS=1E-14
                                                          CC1Z 39 40 +5.6373E-12
.MODEL D2 D
                IS=1E-14
                                 N=+4.0513E-01
                                                          RHCZ 40 0 +2.2457E+02
                                                          RBIG1 38 0 1.0E+7
*INPUT STAGE
                                                          *COMPLEX POLE
VP 6 12 0
DP 12 1 DP
                                                          ECP 45 0 38 0 1.0
                                                          RCP 45 46 +1.4226E+03
*THE VALUE OF SOURCE "VIO" REPRESENTS OFFSET
                                                          LCP 46 47 +6.5375E-06
*VOLTAGE AND MAY BE CHANGED TO SIMULATE
                                                          CCPX 47 0 1.0E-12
*WORST CASE, IF DESIRED
                                                          *GAIN/OUTPUT STAGE
VIO 7 13 -1.4927E-03
                                                          *FOR LEVEL 1 MODEL, CHANGE NODE 47 ON SOURCE "G2"
DN 131 DN
                                                          *TO 4, ADD A CAPACITOR FROM NODE 4 TO NODE 0 OF THE
FA 7 0 VIO +2.1680E-03
                                                          *VALUE 3.282E-9, AND COMMENT OUT ALL POLES AND ZEROS
I1 1 0 +3.2477E-05
C1 1 0 +3.6662E-15 IC=-1.1864E+01
                                                          G2 0 2 47 0 1.0
FP 4 0 VP +4.2604E+02
FN 0 4 VIO +5.3371E+02
                                                          R2 2 0 +2.3239E+05
GPP 0 4 9 14 +3.3536E-07
                                                          CC 2 3 +2.2E-11
GPN 0 4 15 10 +1.0362E-06
                                                          GOL 3 0 2 0 +7.3741
RT 4 0 1.0
                                                          RD 3 0 +8.3965E-01
VPP 14 0 +1.5E+01
                                                          DH35DV
RPP 14 0 1K
                                                          DL 48 3 DV
VPN 0 15 +1.5E+01
                                                          VH 9 5 4.2525
RPN 0 15 1K
                                                          VL 48 10 2.6057
GC 0 4 1 0 +1.3823E-07
                                                          IH 9 0 +3.2170E-02
ICO 0 4 1.6400E-6
                                                          IL 0 10 +3.2206E-02
                                                          D1 3 51 D1
*GENERAL POLES
                                                          D2 51 3 D2
                                                          EX1510 POLY 2 3 0 3 8 0 1 -6.3352E-01
EP1 16 0 4 0 1.0
                                                          RO 528+3.37
RP1 16 17 +5.5760
                                                          VIS 3 52 0
CP1 17 0 1.0E-10
                                                          FI 0 53 VIS
EP2 18 0 17 0 1.0
                                                          DIP 53 54 DV
RP2 18 19 +4.5425
                                                          DIN 56 55 DV
CP2 19 0 1.0E-10
                                                          VIP 54 56 0
EP3 20 0 19 0 1.0
                                                          VIN 55 53 0
RP3 20 21 +4.5425
                                                          RI 56 0 1
CP3 21 0 1.0E-10
                                                          FIP90VIP 1
EP4 22 0 21 0 1.0
                                                          FIN 0 10 VIN 1
RP4 22 23 +4.1259
                                                          .ENDS HA2542
CP4 23 0 1.0E-10
EP5 24 0 23 0 1.0
RP5 24 25 +4.1259
CP5 25 0 1.0E-10
```

## Macro-Model Schematic




## Model Performance Conditions $V_{\text{SUPPLY}} = \pm 15 \text{ V}$ , $A_{\text{VCL}} = +2$ , Unless Otherwise Specified






# SMALL SIGNAL RESPONSE



Model Performance (Continued) Conditions: VSUPPLY = ±15V, AVCL = +2, Unless Otherwise Specified

## LARGE SIGNAL RESPONSE (R<sub>L</sub> = 1K, C<sub>L</sub> = 10pF)



All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Sales Office Headquarters

## **NORTH AMERICA**

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618 TEL: (949) 341-7000 FAX: (949) 341-7123 Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7946

# EUROPE

Intersil Europe Sarl Ave. William Graisse, 3 1006 Lausanne Switzerland TEL: +41 21 6140560

TEL: +41 21 6140560 FAX: +41 21 6140579

## **ASIA**

Intersil Corporation
Unit 1804 18/F Guangdong Water Building
83 Austin Road
TST, Kowloon Hong Kong

TEL: +852 2723 6339 FAX: +852 2730 1433